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Fig. 4. (a) Transient memory node voltage simulated with various values of
Vww for the L-SEM with 5 ￿ 5-nm2-island tunnel junctions at 4.2 K. (b)
Vww dependence of rise/fall time tTHL: Fast switching is achieved between
high and low levels with a switching time as short as 10 ns.
nondestructively in a selected cell in an array, because the
Coulomb blockade voltage is low. The second problem is how
to realize a small memory node size compatible with the small
scale of tunnel junctions, because conventional MOSFET’s
have scaling limitations due to short channel effects. In order
to reduce the memory node size, we propose a cell selection
scheme shown in an equivalent cell array circuit [Fig. 5(a)],
where a selected memory node is connected to the data line
through MOSFET’s driven by a separate read word line. A
realistic cell layout for this structure is shown in Fig. 5(b). A
diffusion layer is used for the source and data line to reduce the
number of metal layers. The gate of the MOSFET is divided
into three parts, the middle one of which is the memory node.
The other two parts of the gate act as switch transistors to
connect the memory node MOSFET to the data line. The
threshold voltage of the memory node MOSFET is set between
the charge states of “0” and “1”. The size of the memory node
can thus be made smaller than without the side gates (Fig. 1),
because the short channel effect is relaxed by them. However,
it should be noted that the smaller the node size is, the higher
Coulomb gap is still required because is raised higher
by the capacitive coupling with the read word line during
read operations. The required Coulomb gap for nondestructive
reading is given as , where




Fig. 5. (a) Equivalent circuit of a cell array for the split-gate memory node
scheme. (b) A layout of the cell structure with split-gate MOSFET’s. The
original gate (length: L1) is divided into three parts. The memory node gate
(length: L2) is separated from the two side gates with a spacing of Ls:
The characteristics of this sense MOSFET were investigated
by using a 2-D device simulator with the conventional drift-
diffusion model. Simulated drain current characteristics of
read MOSFET’s for the split-gate structure are shown in
Fig. 6. We assumed V is applied to a selected
word line, whereas a nonselected word line is kept at zero.
Sufﬁcient current modulation can be obtained by changing the
memory node voltage. The drain current can ﬂow as much as
1 A/ m for a 50 mV node voltage. If we assume a 0.1
0.1 m memory node size, about ten electrons are stored at
the voltage. The change of the memory node voltage between
50 and 50 mV modulates the drain current by three orders of
magnitude and the current difference between the selected and
nonselected cell also amounts to three orders of magnitude.
These signals will be sufﬁcient to be ampliﬁed by standard
MOS sense ampliﬁers even for a realistic large array size with
128 128 cells.
Fig. 6(b) shows the dependence of the characteristics
on the memory node size , which is changed from 20
to 100 nm. When the memory node size is as small as 20
nm, subthreshold leakage current is increased due to the short